Patents.com Logo
Choose Language:
 
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
I F, Inc. -

City: Tokyo
JP






I F, Inc.( Tokyo )
There is provided a semiconductor circuit for arithmetic processing and an arithmetic processing method that can increase the rate of processing data and reduces the area of a circuit by suppressing wasteful processing.There is provided a computing unit for computing input data, and this computing unit computes input digit data within a computation time unit and outputs a computation result representing a result obtained by the computation, and if a carry is generated in the computation a computation circuit (adders 1 3) for outputting carry data representing this carry, and delay means (memory 4) for delaying the computation result from the computation circuit by one computation time unit, are provided.