Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching:





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
2018/0060271 CLOUD PROGRAMMING SENSOR INTERFACE ARCHITECTURE
An integrated circuit for interfacing with one or more sensors, including a wireless interface configured to connect to a network, an I/O interface configured...
2018/0060270 AUTOMATICALLY CONFIGURING A UNIVERSAL SERIAL BUS (USB) TYPE-C PORT OF A COMPUTING DEVICE
In some implementations a logic device, such as an embedded controller, automatically configures a universal serial bus (USB) Type-C port by connecting the USB...
2018/0060269 SYSTEMS AND TECHNIQUES FOR REMOTE BUS ENABLE
Disclosed herein are systems and techniques for remote bus enable. In some embodiments, a communication system with remote enable functionality may include: a...
2018/0060268 SYSTEMS, DEVICES, AND METHODS FOR SELECTIVE COMMUNICATION THROUGH AN ELECTRICAL CONNECTOR
Electrical systems and related methods are disclosed. An electrical system comprises an electronic device configured to communicate through an electrical...
2018/0060267 Broadcast Bus Frame Filter
Various communication systems may benefit from appropriate filtering of communications. For example, a network having a broadcast bus, such as a controller...
2018/0060266 DYNAMIC RE-ALLOCATION OF SIGNAL LANES
A computer-implemented method determines that a link operation associated with a first link, among the set of interface links in a computing system, has...
2018/0060265 SEMICONDUCTOR DEVICE
A semiconductor device includes first input/output circuits for a first channel, first input/output pads corresponding to the first input/output circuits,...
2018/0060264 METHODS OF AUTOMATICALLY RECORDING PATCHING CHANGES AT PASSIVE PATCH PANELS AND NETWORK EQUIPMENT
Methods of executing patching connection changes in a patching field are provided in which an electronic work order is received on a display located at the...
2018/0060263 UPDATED REGION COMPUTATION BY THE BUFFER PRODUCER TO OPTIMIZE BUFFER PROCESSING AT CONSUMER END
A method and device for processing buffers of updated content for graphical display on a computing device are provided. The method may comprise receiving, from...
2018/0060262 USB COMMUNICATION CONTROL METHOD FOR USB HOST
A universal serial bus (USB) communication control method for a USB host connected to a USB accessory through a USB cable includes: receiving a request signal...
2018/0060261 APPARATUSES TO RESOLVE ROLES FOR DUAL ROLE SERIAL BUS DEVICES
Methods and apparatuses relating to resolving roles for dual role serial bus devices are described. In one embodiment, an apparatus includes a serial bus...
2018/0060260 METHOD AND DEVICE CAPABLE OF AUTOMATICALLY IDENTIFYING HOST OPERATING SYSTEMS
The present invention provides a method and a device capable of automatically identifying host operating system. For the conventionally-used USB devices or USB...
2018/0060259 EARLY IDENTIFICATION IN TRANSACTIONAL BUFFERED MEMORY
A sequence of read returns are to be sent to a host device over a transactional buffered memory interface, where the sequence includes at least a first read...
2018/0060258 PROGRAMMABLE EVENT DRIVEN YIELD MECHANISM WHICH MAY ACTIVATE OTHER THREADS
Method, apparatus, and program means for a programmable event driven yield mechanism that may activate other threads. In one embodiment, an apparatus includes...
2018/0060257 NONDETERMINISTIC MEMORY ACCESS REQUESTS TO NON-VOLATILE MEMORY
A memory module includes a memory, a cache to cache copies of information stored in the memory, and a controller. The controller is configured to access first...
2018/0060256 DIRECT ACCESS TO HARDWARE QUEUES OF A STORAGE DEVICE BY SOFTWARE THREADS
Methods of accessing hardware input/output (I/O) queues by software threads performing operations on a storage system, such as a filesystem, are described...
2018/0060255 DYNAMICALLY DETERMINING MEMORY ATTRIBUTES IN PROCESSOR-BASED SYSTEMS
Providing dynamic determination of memory attributes in processor-based systems is disclosed. In this regard, in some aspects, a processor-based system...
2018/0060254 QUALITY OF SERVICE ENFORCEMENT AND DATA SECURITY FOR CONTAINERS ACCESSING STORAGE
Systems and methods for Quality of Service (QoS) enforcement and data security for containers accessing storage. An example method may comprise: receiving an...
2018/0060253 PAIRING OF INPUT DEVICE AND DISPLAY IN VEHICLE INFOTAINMENT SYSTEMS
Techniques are described for pairing an input device to a display device in a vehicle infotainment system and choosing communication modes between the input...
2018/0060252 Peripheral Interface Multiplexing Method, User Equipment, and External Device
A peripheral interface multiplexing method. The method includes receiving, by using a first pin in a peripheral interface of user equipment, a coded signal...
2018/0060251 USB COMMUNICATION CONTROL METHOD FOR USB ACCESSORY
A USB communication control method, in which a USB host and a USB accessory executing an Android operating system are connected to each other through a USB...
2018/0060250 ENHANCE MEMORY ACCESS PERMISSION BASED ON PER-PAGE CURRENT PRIVILEGE LEVEL
A processing system includes a processing core and a memory management unit, communicatively coupled to the processing core, comprising a storage device to...
2018/0060249 CODE LOADING HARDENING BY HYPERVISOR PAGE TABLE SWITCHING
Systems and methods are provided for modifying one or more guest memory permissions. An example method includes receiving a request to modify a memory...
2018/0060248 END-TO-END CACHING OF SECURE CONTENT VIA TRUSTED ELEMENTS
The present disclosure relates to caching content at a device in a group of co-located devices whose owners share social network connections. In one...
2018/0060247 SYNCHRONIZING A TRANSLATION LOOKASIDE BUFFER WITH AN EXTENDED PAGING TABLE
A processor including logic to execute an instruction to synchronize a mapping from a physical address of a guest of a virtualization based system (guest...
2018/0060246 LINEAR TO PHYSICAL ADDRESS TRANSLATION WITH SUPPORT FOR PAGE ATTRIBUTES
Embodiments of the invention are generally directed to systems, methods, and apparatuses for linear to physical address translation with support for page...
2018/0060245 HYPERVISOR TRANSLATION BYPASS BY HOST IOMMU WITH VIRTUAL MACHINE MIGRATION SUPPORT
A system and method of translation bypass includes a hypervisor configuring a host input-output memory management unit to translate a guest memory of a guest...
2018/0060244 CPU Security Mechanisms Employing Thread-Specific Protection Domains
A computer processor includes an instruction processing pipeline that interfaces to a hierarchical memory system employing an address space. The instruction...
2018/0060243 SYSTEMS AND METHODS FOR NON-BLOCKING IMPLEMENTATION OF CACHE FLUSH INSTRUCTIONS
Systems and methods for non-blocking implementation of cache flush instructions are disclosed. As a part of a method, data is accessed that is received in a...
2018/0060242 SELECTIVE CACHING OF ERASURE CODED FRAGMENTS IN A DISTRIBUTED STORAGE SYSTEM
Methods and apparatus related to framework and/or methodology for selective caching of Erasure Coded fragments in a distributed storage system are described....
2018/0060241 INSTRUCTION TO QUERY CACHE RESIDENCY
A query is performed to obtain cache residency and/or other information regarding selected data. The data to be queried is data of a cache line, prefetched or...
2018/0060240 FACE RECOGNITION USING STAGE-WISE MINI BATCHING TO IMPROVE CACHE UTILIZATION
A face recognition system and method for face recognition are provided. The face recognition system includes a camera for capturing an input image of a face of...
2018/0060239 DISABLING CACHE PORTIONS DURING LOW VOLTAGE OPERATIONS
Methods and apparatus relating to disabling one or more cache portions during low voltage operations are described. In some embodiments, one or more extra bits...
2018/0060238 Automatic Cache Partitioning
Systems, methods, and computer readable media to improve the operation of electronic devices that use integrated cache systems are described. In general,...
2018/0060237 MANAGING ENCLAVE MEMORY PAGES
A processing device includes a first counter having a first count value of a number of child pages among a plurality of child pages present in an enclave...
2018/0060236 METHOD AND SYSTEMS FOR MASTER ESTABLISHMENT USING SERVICE-BASED STATISTICS
A method and apparatus are described for assigning mastership of nodes to data blocks. A method involves connecting each session of a plurality of sessions to...
2018/0060235 NON-VOLATILE MEMORY COMPRESSION DEVICES AND ASSOCIATED METHODS AND SYSTEMS
Memory compression devices, systems, and associated methods are provided and described. Such devices, systems, and methods increase the effective bandwidth and...
2018/0060234 MULTIPLE DATA CHANNEL MEMORY MODULE ARCHITECTURE
According to one example of the present disclosure, a system includes a computing element configured to provide requests for memory access operations and a...
2018/0060233 MODIFICATION OF MULTIPLE LINES OF CACHE CHUNK BEFORE INVALIDATION OF LINES
Examples described herein relate to caching in a system with multiple nodes sharing a globally addressable memory. The globally addressable memory includes...
2018/0060232 FLUSH COMMAND CONSOLIDATION
A data storage device includes a write cache, a non-volatile memory and a controller coupled to the write cache and to the non-volatile memory. The controller...
2018/0060231 OUT-OF-BAND DATA RECOVERY IN COMPUTING SYSTEMS
Embodiments of recovering data in computing devices and associated methods of operations are disclosed therein. In one embodiment, a method includes receiving...
2018/0060230 DYNAMIC ANNEAL CHARACTERISTICS FOR ANNEALING NON-VOLATILE MEMORY
Apparatuses, systems, methods, and computer program products are disclosed for annealing non-volatile memory. A controller identifies one or more life cycle...
2018/0060229 TECHNIQUES FOR IMPLEMENTING MEMORY SEGMENTATION IN A WELDING OR CUTTING SYSTEM
Various embodiments are generally directed to techniques for implementing memory segmentation in a welding or cutting system. Techniques described herein may...
2018/0060228 STORAGE DEVICE THAT MAINTAINS MAPPING DATA THEREIN
A storage device includes a nonvolatile memory, and a controller configured to perform, in response to commands from the host device, a read operation and a...
2018/0060227 Wear-Leveling Method for Cross-Point Memory for Multiple Data Temperature Zones
A method performed by a processor to improve wear-leveling in a cross-point (X3D) memory, comprises detecting, by a processor coupled to the X3D memory, a...
2018/0060226 DEPLOYMENT TESTING FOR INFRASTRUCTURE DELIVERY AUTOMATION
The disclosed deployment testing system includes a test loader that loads and parses test objects and the antecedent test objects on which the selected test...
2018/0060225 DIAGNOSTIC ANALYSIS AND SYMPTOM MATCHING
A method for resolving software problems is provided. The method may include receiving a plurality of stored error pattern data sets including a stored error...
2018/0060224 Distinguishing Public and Private Code in Testing Environments
A code testing system identifies code for an application as being related to publically-available code, and modifies testing for the application for the code...
2018/0060223 APPLICATION MONITORING WITH A DECOUPLED MONITORING TOOL
A system and method for monitoring an application is disclosed. The application is monitored using a monitoring tool that is decoupled from the corresponding...
2018/0060222 BUILDING SIGNATURES OF APPLICATION FLOWS
An example device in accordance with an aspect of the present disclosure includes a screen identification engine to identify a screen(s) of a test run, an...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.