Searching:
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-5,528,569 |
Recording medium and a method and apparatus for recording and
reproducing digital data in data clusters and... A disc shaped recording medium, and an apparatus for recording and reproducing data thereon, in which data to be recorded thereon are divided into sectors at an... |
| US-5,528,568 |
Device for detecting traveling speed of pickup In a disk reproducing device of this invention for reading out data from a disk by means of a pickup element, a speed signal proportional to the speed of... |
| US-5,528,567 |
Disk changer for optical disks having different sizes A disk changer in which a disk, once completely reproduced, can be exchanged for another disk when a selected disk is being reproduced includes an... |
| US-5,528,566 |
Apparatus for optical disc storage of optical discs and selective access
and/or retrieval thereof via pneumatic... A mass memory storage system, capable of recording and/or playing back optical discs in any optical disc format. The system contains a plurality of optical discs... |
| US-5,528,565 |
Magneto-optic recording system A magneto-optic recording system uses a unit recording medium having on a substrate a first magnetic layer whose Curie temperature is low and also having on the... |
| US-5,528,564 |
Direct overwrite magneto-optic system for strip erasing and recording
elongated domains Methods and apparatus are provided for recording, erasing and reading elongated magnetic domains on magneto-optic media using laser energy. Recording and erasing... |
| US-5,528,563 |
Automatic parking coupon A timer comprising a lamination containing a piece of porous wick material 1, and a reservoir of liquid 6, said liquid 6 and/or said porous wick 1 being such... |
| US-5,528,562 |
Mimic watch set for magic use In a mimic watch having hour numerals "1" to "12" marked therein, a rotary disk having an hour hand fixed thereon is installed rotatably. When used for a play,... |
| US-5,528,561 |
Color changing hourglass assembly A color-changing, position-reversible hourglass assembly having two transparent bulbs one above the other and a storage compartment adjacent each bulb, the bulbs... |
| US-5,528,560 |
Timepiece receptive of a broadcast time-signal for correcting a time
error A timepiece for receiving a broadcast time signal containing correct time data for correcting a time error. A control circuit controls reception of the broadcast... |
| US-5,528,559 |
Multiple display timepiece A multiple display analog timepiece provided with a digital display (17) within the face (18) or watch crystal (13) of the timepiece (10) for displaying digital... |
| US-5,528,558 |
International time indicating system An international time indicating system is associated with a telephone for automatically displaying a specific time and date of a called place upon entering the... |
| US-5,528,557 |
Acoustic emission source location by reverse ray tracing A method of locating an acoustic emission source in a structure by reverse ray tracing. An azimuth acoustic emission sensor is utilized which has an array of... |
| US-5,528,556 |
Combination well logging device The invention concern a combination well logging device adapted to be moved inside a borehole to measure the properties of geological formations through which... |
| US-5,528,555 |
System and method for compensating for towed array motion induced errors A system for compensating for noise induced in a sensor data stream from a sensor array towed by a towing device includes a towing device motion data input... |
| US-5,528,554 |
Linear array lateral motion compensation method A method for compensating for lateral distortion in a moving linear array using a frequency domain beamformer, comprising the steps of measuring the ... |
| US-5,528,553 |
Method and apparatus for testing random access memory A memory is tested by subjecting the memory to three phases of testing. In the first phase, a first address in the memory is initialized by writing an initial... |
| US-5,528,552 |
Dynamic random access memory device with sense amplifiers serving as
cache memory independent of row address... A dynamic random access memory device causes sense amplifier circuits to serve as a cache memory for sequentially delivering data bits in the sense amplifier... |
| US-5,528,551 |
Read/write memory with plural memory cell write capability at a selected
row address A read/write memory for use with a central processing unit is disclosed, which has the capability of writing the same data state to multiple memory cells in a... |
| US-5,528,550 |
Apparatus, systems and methods for implementing memory embedded search
arithmetic logic unit An active memory 14 is provided which includes a data memory 20 including rows and columns of storage locations for holding data. A broadcast memory 22 is... |
| US-5,528,549 |
Apparatus, systems and methods for distributed signal processing An active memory 14 is provided which includes a data memory 20 including rows and columns of storage locations for holding data and computational results. A... |
| US-5,528,548 |
Voltage converter of semiconductor device A semiconductor memory is provided which includes a voltage converter supplying an internal supply voltage in proportion to the greater one of two reference... |
| US-5,528,547 |
Electrically erasable programmable read-only memory with electric field
decreasing controller A NAND cell type EEPROM has bit lines, each of which is associated with a NAND cell unit including a series array of four memory cell transistors. Each... |
| US-5,528,546 |
Erase and program verification circuit for non-volatile memory For non-volatile memory devices, such as flash EPROM integrated circuits, which have memory cells and reference cells, and sense circuitry responsive to... |
| US-5,528,545 |
Semiconductor memory device A semiconductor memory device includes a plurality of sense amplifiers for amplifying current changes which occur in corresponding bit line pairs in accordance... |
| US-5,528,544 |
Semiconductor memory device having high speed sense amplifier Disclosed herein is a semiconductor memory device comprising an N-channel transistor and a P-channel transistor Q33 which are provided in parallel between a... |
| US-5,528,543 |
Sense amplifier circuitry Sense amplifier circuitry (SC) includes a differential amplifier (A) having a reference input and a memory input. The output of a first sense amplifier (SA1) is... |
| US-5,528,542 |
Sense amplifier An integrated circuit pattern of a sense amplifier is disclosed. The sense amplifier includes a sense circuit connected to a memory array and a column gate. The... |
| US-5,528,541 |
Charge shared precharge scheme to reduce compare output delays The charge shared precharge circuit of the present invention is coupled to the match line. The precharge circuit is disposed between the match line and a match... |
| US-5,528,540 |
Redundant address decoder A comparator 5 outputs a match signal EQ and a redundancy selection signal with active when an address A4 to A0 is a redundant address in order to select a... |
| US-5,528,539 |
High speed global row redundancy system A row repair system for replacing a defective primary memory row with a redundant memory row within an entire section of an integrated circuit memory chip. The... |
| US-5,528,538 |
Voltage generating circuit in semiconductor integrated circuit A voltage generating circuit in a semiconductor integrated circuit driven by two sorts of power supply voltages, includes a unit for generating plural sorts of... |
| US-5,528,537 |
Nonvolatile semiconductor memories with a cell structure suitable for a
high speed operation and a low power... A nonvolatile semiconductor memory with a unit cell structure suitable for high speed operation and a low power supply voltage. The nonvolatile semiconductor... |
| US-5,528,536 |
Method and device for supplying negative programming voltages to
non-volatile memory cells in a non-volatile... A programming voltage is supplied to a control gate of a non-volatile memory cell via a control gate line. A supply voltage is coupled to a first plate of a... |
| US-5,528,535 |
Semiconductor memory device A memory matrix--which comprises memory cells arranged in matrix, each made up of a ferroelectric capacitor and an address selection MOSFET--is divided for each... |
| US-5,528,534 |
High-density read-only memory employing multiple bit-line interconnection A system and method for the storage of digital information wherein data that would normally be represented by multiple bits of information is effectively stored... |
| US-5,528,533 |
DCT/inverse DCT arithmetic unit using both of a first and second
different algorithm to thereby provide an... In a DCT (discrete cosine transformation)/inverse DCT arithmetic unit, data of an inputted image are inputted to a first one-dimensional N-th order DCT/inverse... |
| US-5,528,532 |
Distortion circuits for improving distortion effects to audio data A distortion circuit includes at least two distortion imparting circuits for respectively imparting different distortion characteristics to an input data, and an... |
| US-5,528,531 |
Serial-to-parallel multiplier A serial-to-parallel type multiplier capable of performing a highspeed calculation with high precision includes a selection circuit provided in a unit... |
| US-5,528,530 |
Calculation apparatus for performing algebraic and logic computations
using iterative calculations and storage... A desynchronizer (20) for desynchronizing data stored within synchronous payload envelopes of a synchronous communication protocol such as SONET (Synchronous... |
| US-5,528,529 |
Electronic multiplying and adding apparatus and method A multiply-accumulate circuit is described in which upon each multiply iteration some of the accumulate value bits are incorporated into the result with lower... |
| US-5,528,528 |
Method, apparatus, and system for transforming signals A transform coefficient matrix is factorized in two submatrices of coefficients. One submatrix is applied to a subword formed of selected input data points and... |
| US-5,528,527 |
Sampling frequency converter A sampling frequency converter capable of performing an operation of multiplications and additions at a lower speed and realizing with a small amount of... |
| US-5,528,526 |
Arbitrary repeating pattern detector An arbitrary repeating pattern detector (ARPD) detects short cycle patterns having a length of N or less, where N is an integer number. The ARPD obtains data... |
| US-5,528,525 |
Processor for determining shift counts based on input data The disclosed processor includes: a first shifter for receiving a first signal and for shifting first input data in accordance with the first signal; a second... |
| US-5,528,524 |
Calculating device capable of quickly finding a solution in an
application using the iterative method In a calculating device, a control part performs arithmetic processing by an iterative method based on a mathematical expression inputted by an operator, an... |
| US-5,528,523 |
Track ball mechanism A track ball mechanism for an information processing apparatus is assembled integrally with a palm rest member and is attached to an input device of the... |
| US-5,528,522 |
Portable radar or beacon emulator An emulator for a radar set which utilizes a conventional personal computer rather than specialized equipment. The emulator comprises a printed circuit board and... |
| US-5,528,521 |
Titration emulation system and method A method and system achieving the results of a conventional titration without the need to chemically dilute a sample. Such a result is accomplished by providing... |
| US-5,528,520 |
Calibration circuit for capacitive sensors A calibration circuit for a capacitive sensor is disclosed which compensates for any offsets or sensitivity variations of the sensor once the sensor has been... |
Copyright 2008−2012 Patents.com
