Searching:
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-6,799,328 |
Dynamic event information table schedule window A method for acquiring and storing schedule event information in an interactive television system. The schedule event information includes events and a start... |
| US-6,799,327 |
Program guide with selectable advertisements and pseudo-ads Television program guides are equipped with advertisements and "pseudo-ads." Pseudo-ads generally include non-advertising subject matter such as games, weather... |
| US-6,799,326 |
Interactive television program guide system with local advertisements A program guide system is provided in which local advertisements may be distributed to interactive television program guides implemented on the user television... |
| US-6,799,325 |
Television receiver employing V chip system and method of displaying rating
information in television receiver... A method of displaying rating information comprises the step of tuning in to a designated channel when a program selecting operation is performed and acquiring... |
| US-6,799,324 |
Disc driving apparatus A disc driving apparatus is provided with: a turn table on which a disc type record medium is loaded; a clamper opposed to the turn table for clamping the disc... |
| US-6,799,323 |
Rotary positioning stage A rotary positioning stage which enables a high speed and high precision positioning. The rotary positioning stage includes an arc-like portion 7a for forming an... |
| US-6,799,322 |
Disk loading device A disk loading device for loading a disk into a disk loading device frame and unloading the inserted disk from the disk loading device frame has a first arm... |
| US-6,799,321 |
Disk conveying mechanism A connecting member connects a pair of holder plates toward the end of the holder plates at the recessed end in the direction in which the disk is inserted. By... |
| US-6,799,320 |
Providing binding options for component interfaces A proxy component system having dispatch proxies and object proxies is disclosed. The computerized system includes an operating system supporting component... |
| US-6,799,319 |
Method and apparatus for application packages and delegate packages to
adopt and export standard execution... A cascadable state machine that observes the execution state machine of multiple client applications, aggregates the multiple execution states into a single... |
| US-6,799,318 |
Method having multiple interfaces with distinguished functions and commands
for providing services to a device... A protocol independent implementation of the OBEX specification that allows OBEX applications to communicate without having to know transport specific details is... |
| US-6,799,317 |
Interrupt mechanism for shared memory message passing A method for transparently handling messages originating from local shared memory and from an external source. A device driver allows the local sender to... |
| US-6,799,316 |
Virtualizing hardware with system management interrupts Initially, a SMI trap detects an application accessing a memory location associated with a physical hardware device. The SMI trap receives the device address for... |
| US-6,799,315 |
High speed virtual machine and compiler A Just-In-Time compiler is provided for use with a virtual machine that executes a virtual machine instruction sequence under the control of a real machine. The... |
| US-6,799,314 |
Work flow management method and work flow management system of controlling
a work flow A work flow management method for managing execution of a plurality of works in a business process based on process definition information for defining the... |
| US-6,799,313 |
Space classification for resolution enhancement techniques The present invention comprises a method and apparatus for classifying edges for implementing mask corrections. In one embodiment, classifications are based upon... |
| US-6,799,312 |
Dark line CD and XY-CD improvement method of the variable shaped beam
lithography in mask or wafer making This invention provides a method of using an electron beam exposure system having an electron beam with a variable shape to form patterns in a layer of resist on... |
| US-6,799,311 |
Batch/lot organization based on quality characteristics A method and an apparatus for performing a batch organization of semiconductor wafers. Data relating to metrology data associated with a processed semiconductor... |
| US-6,799,310 |
Integrated circuit layout method and program for mitigating effect due to
voltage drop of power supply wiring An integrated circuit layout method for placing a plurality of cells within a chip comprises a process for sorting the plurality of cells (or function macros)... |
| US-6,799,309 |
Method for optimizing a VLSI floor planner using a path based hyper-edge
representation An abstraction based multi-phase method for VLSI chip floorplanning is described. The abstraction based approach provides a solution to macro floorplanning in... |
| US-6,799,308 |
Timing analysis of latch-controlled digital circuits with detailed clock
skew analysis In accordance with the present invention, a method, system, computer system, and computer program product for considering clock skew in designing digital systems... |
| US-6,799,307 |
Layout versus schematic (LVS) comparison tools that use advanced symmetry
resolution techniques A layout versus schematic (LVS) comparison tool determines one-to-one equivalency between an integrated circuit schematic and an integrated circuit layout by... |
| US-6,799,306 |
System for checking wiring configuration of printed circuit board Layout of a high-speed signal wiring on a power supply plane is checked and specified at an optimum position capable of minimizing a spurious electromagnetic... |
| US-6,799,305 |
Method for laying out electronic circuit and program thereof In circuit wire layout designing, a method for laying out an electronic circuit, capable of ensuring signal reliability, is provided. A net list of an electronic... |
| US-6,799,304 |
Arbitration within a multiport AMBA slave A circuit generally comprising an interface circuit and an arbitration circuit is disclosed. The interface circuit may be couplable between a peripheral device... |
| US-6,799,303 |
Speed typing apparatus and method A speed typing method and apparatus having multiple letters associated with each key of a keyboard. By utilizing multiple characters on each key, the number of... |
| US-6,799,302 |
Low-fidelity document rendering Methods and apparatus, including computer program products, for printing an electronic document. In one aspect, a method includes receiving an electronic... |
| US-6,799,301 |
Methods and systems for objects supporting structured language persistent
state A converter converts between structured language elements and objects embeddable in the native format of a document editor. A data structure representing the... |
| US-6,799,300 |
Document processor A document processing apparatus that automatically carries out a transmission operation at the time of a link selection, which selects a telephone number... |
| US-6,799,299 |
Method and apparatus for creating stylesheets in a data processing system A method and apparatus in a data processing system for converting documents. Source elements and corresponding target elements are identified. An initial target... |
| US-6,799,298 |
Technique for locating an item of interest within a stored representation
of data According to the present invention, a technique for locating an item of interest within a stored representation of data is disclosed. The item of interest is... |
| US-6,799,297 |
Form printing solutions web server using a java vending machine for pulling
a jetsend form print job from a... A forms printing apparatus includes a web server having a forms solution for supporting forms generation and transmission via an information exchange protocol.... |
| US-6,799,296 |
Viterbi detector for optical disk system A high speed Viterbi detector for an optical disk system, includes a frequency dividing unit for generating an auxiliary clock at one-third of the main clock... |
| US-6,799,295 |
High speed turbo codes decoder for 3G using pipelined SISO log-map decoders
architecture A baseband processor is provided having Turbo Codes Decoders with Diversity processing for computing signals from separate antennas. The invention decodes... |
| US-6,799,294 |
Method and apparatus for generating channel error flags for error
mitigation and/or concealment in source decoders Error flags are generated for use in source decoding of a source-coded bit stream transmitted through a channel of a communication system. The source-coded bit... |
| US-6,799,293 |
Sparse byte enable indicator for high speed memory access arbitration
method and apparatus A sparse byte enable indicator for high speed memory access arbitration and a memory controller utilizing same is provided. According to the invention, a sparse... |
| US-6,799,292 |
Method for generating test pattern for semiconductor integrated circuit and
method for testing semiconductor... A path under test is selected from a semiconductor integrated circuit that has been designed by a scan method. A test pattern is generated for the selected path... |
| US-6,799,291 |
Method and system for detecting a hard failure in a memory array A method and system for detecting a failure in a dynamic random access memory (DRAM) array having a plurality of cells organized in a matrix fashion of rows and... |
| US-6,799,290 |
Data path calibration and testing mode using a data bus for semiconductor
memories A method for testing a data path for a semiconductor memory device, in accordance with the present invention, includes providing a semiconductor memory device... |
| US-6,799,289 |
On-board testing circuit and method for improving testing of integrated
circuits A system allowing testing a plurality of integrated circuits mounted on a common substrate is described. The testing system includes a failure processor mounted... |
| US-6,799,288 |
Detecting and mitigating memory device latchup in a data processor An method, apparatus and article of manufacture for detecting and correcting memory device failures includig detecting errors in data stored in a memory device... |
| US-6,799,287 |
Method and apparatus for verifying error correcting codes A method and an apparatus verifies the correctness of the error correcting code algorithm and the correctness of the error correcting code implementation. An... |
| US-6,799,286 |
Methods and arrangements for providing non-modal error information in a
graphical user interface Methods and arrangements are provided that automatically display error information during a logon process or other similar process. The method and arrangements... |
| US-6,799,285 |
Self-checking multi-threaded processor A method and apparatus for a self-checking multi-threaded processor includes a first thread for generating a first I/O request; a second thread for generating a... |
| US-6,799,284 |
Reparity bitmap RAID failure recovery The invention provides a method and system for reducing RAID parity computation following a RAID subsystem failure. Ranges of RAID stripes are assigned to bits... |
| US-6,799,283 |
Disk array device Data blocks and redundant data are distributed across disk drives. In response to a first read request transmitted from a host device, a controller issues second... |
| US-6,799,282 |
Power generating mechanism that has a duct, heat pipe, or heat sink to
efficiently diffuse heat generated by a heat In a power generating mechanism, a heat sink is mounted on a CPU of a notebook PC to diffuse heat generated by the CPU. A Seebeck element module is mounted in... |
| US-6,799,281 |
DSP system for capturing data at a fixed rate A DSP system, capturing the data from a main bus via a bus operating at the clock speed of a first frequency, and sending the data to a DSP unit reading the data... |
| US-6,799,280 |
System and method for synchronizing data transfer from one domain to
another by selecting output data from... An interface circuit is disclosed for synchronizing the transfer of data from a first clock domain driven by a first clock signal to a second clock domain driven... |
| US-6,799,279 |
Method and apparatus for stopping supply of power to a specific function
for playing contents stored on media... A multiple function portable device prevents an occurrence of a situation in which a remainder of a battery is used up after a consumer utilizes a contents... |
Copyright 2008−2012 Patents.com
