Searching:
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-6,925,047 |
High density data storage module A data storage module for a high density data storage device. The storage module includes a planar rotor having top, bottom, left and right edges. The rotor is... |
| US-6,925,046 |
Optical head device and optical disk unit capable of stable signal
reproduction The present invention relates to an optical head unit and an optical disk unit using the optical head unit. The head unit includes a wavefront transforming... |
| US-6,925,045 |
Optical pickup having two wavelength laser and simple structure In an optical pickup used in a DVD player, a photo detector has a predetermined photo sensing area pattern for detecting a returning laser beam from an optical... |
| US-6,925,044 |
Recording control method for optical disk recording and reproducing
apparatus When during the operation of recording a signal onto a disk the amount of signal data stored in a buffer RAM for temporarily storing a recording signal falls... |
| US-6,925,043 |
Optical recording apparatus and method for controlling light source output
using detected aberration An optical recording apparatus has a semiconductor laser for generating a light spot used for information recording, a detector for detecting the aberration... |
| US-6,925,042 |
Optical recording method performing power control with variable linear
velocity An optical disk recording method performs recording of data at a variable linear velocity multiplication factor in accordance with a radial position of a... |
| US-6,925,041 |
Information recording apparatus using a mark edge recording In order to determine a laser emission waveform rule for a recording medium, such as a write-once optical disc, the present invention provides an information... |
| US-6,925,040 |
Information recording method, information recording medium and information
recording apparatus A recording medium which has a zone or zones storing lookup tables comprising an edge shift value of leading and trailing recording pulses. |
| US-6,925,039 |
Device and method for controlling tilt servo A tilt servo control device of an apparatus for recording information on and reproducing information from an optical recording medium, the apparatus comprising... |
| US-6,925,038 |
Optical disc apparatus having compensation for objective lens dislocation,
and method therefor The present invention provides an optical disc apparatus which solves a problem that the tracking control takes off when an objective lens is displaced in the... |
| US-6,925,037 |
Optical disc drive and optical disc controller An optical disc drive includes: an optical head with an actuator and a photodetector; a tracking driver outputting a drive signal to the actuator; a first... |
| US-6,925,036 |
Optical pickup apparatus and optical parts accommodation module for optical
pickup An optical pickup apparatus (100) is provided with: a carriage body (80); an optical parts accommodation module (70) mounted on said carriage body and... |
| US-6,925,035 |
Information-signal recording and reproducing apparatus A recording medium has first and second areas on which first and second information signals are recorded respectively. The first information signal has a size... |
| US-6,925,034 |
Apparatus for regulating the position of a plunge mechanism of a cartridge
engaging assembly Apparatus for controlling the position of a plunge mechanism which is mounted to a cartridge engaging assembly is disclosed herein. The apparatus may be embodied... |
| US-6,925,033 |
Magnetic head with a permanent-magnet layer structure For high-resolution and low bit-error-rate MAMMOS readout, a magnetic head includes a flat magnetic coil (1) having a coil layer structure (3a, 3b) having an... |
| US-6,925,032 |
Timepiece with a date mechanism comprising two superposed date rings Date mechanism for a timepiece such as a wristwatch including two superposed respectively upper (4) and lower (6) date rings, whose surface is divided into a... |
| US-6,925,031 |
Method of using electrical and acoustic anisotropy measurements for
fracture identification Measurements made by a cross-dipole acoustic logging tool in a borehole are processed to determine the principal directions of azimuthal anisotropy of a... |
| US-6,925,030 |
Nonvolatile ferroelectric memory device with split word lines The present invention relates to a memory device; and, more particularly, to a cell array of a nonvolatile ferroelectric memory device and an apparatus and a... |
| US-6,925,029 |
Thin film magnetic memory device for selectively supplying a desired data
write current to a plurality of... Each of N memory blocks of first to N.sup.th stages includes a plurality of first and second driver units. The plurality of first and second driver units are... |
| US-6,925,028 |
DRAM with multiple virtual bank architecture for random row access A DRAM and access method for DRAM with a high data rate in a random row access mode. The DRAM includes a plurality of memory blocks composed of a plurality of... |
| US-6,925,027 |
Semiconductor memory A semiconductor memory with a memory core for dynamically holding data in which a data collision at the time of the semiconductor memory making the transition... |
| US-6,925,026 |
Semiconductor device adapted for power shutdown and power resumption A semiconductor device that achieves high speed and low power consumption that can be used in a real-time system by preventing held data from disappearing at the... |
| US-6,925,025 |
SRAM device and a method of powering-down the same An SRAM device and a method of powering-down an SRAM device. In one embodiment, the SRAM device includes (1) an SRAM array, (2) peripheral circuitry coupled to... |
| US-6,925,024 |
Zero power chip standby mode A zero power standby mode in a memory device used in a system, such as a battery powered hand held device. By disconnecting the internal power supply bus on the... |
| US-6,925,023 |
Semiconductor memory device and electronic device In the semiconductor memory device of the invention, while a write enable signal supplied from an external device is at an active level representing a data... |
| US-6,925,022 |
Refresh-free dynamic semiconductor memory device In a data holding mode, data storage in a one bit/one cell scheme in a normal operating mode are rearranged into data storage in a twin-cell mode in which data... |
| US-6,925,021 |
Refresh controller and address remapping circuit and method for dual mode
full/reduced density DRAMs A dual mode, full density/half density SDRAM includes a refresh controller specifically adapted to refresh memory cells of the SDRAM in the half density mode at... |
| US-6,925,020 |
Semiconductor memory device having sense amplifier and method for
overdriving the sense amplifier A semiconductor memory device comprises a plurality of memory cell arrays, a plurality of sense amplifiers, a connection unit, a driver and an over-driver. The... |
| US-6,925,019 |
Method and system for accelerating coupling of digital signals A system and method for coupling read data signals and write data signals through I/O lines of a memory array. Precharge circuits precharge alternating signal... |
| US-6,925,018 |
System-in-package type semiconductor device A system-in-package (SiP) type semiconductor device has a test function capable of conducting a test singly on a memory chip directly from outside. When a mode... |
| US-6,925,017 |
Semiconductor device A column select line YS1 can be enabled at the same time as the enabling of a word line. Write data is written from an I/O gate into a selected data line. An... |
| US-6,925,016 |
Semiconductor memory and method for entering its operation mode There is provided a method of entry of an operation mode of a semiconductor memory during operations without need of any specific timing specification and with... |
| US-6,925,015 |
Stacked memory device having shared bitlines and method of making the same Briefly, in accordance with one embodiment of the invention, a system includes a memory array. The memory array comprises a first layer of memory cells overlying... |
| US-6,925,014 |
Integrated circuit and method of reading data from a memory device A blockRAM based FIFO utilizes the blockRAM components to implement a one-cycle latency read FIFO. This FIFO implementation, while utilizing blockRAM, provides... |
| US-6,925,013 |
Obtaining data mask mapping information A data mask map may be programmed into a storage device in various ways. In one embodiment, the data mask is hardwired into a selection device to reorder either... |
| US-6,925,012 |
Storage device employing a flash memory A semiconductor disk wherein a flash memory into which data is rewritten in block unit is employed as a storage medium, the semiconductor disk including a data... |
| US-6,925,011 |
Programming flash memories A method for programming a memory cell is provided that includes detecting a program command at the memory device and detecting an external voltage applied to... |
| US-6,925,010 |
Static random access memory device having decreased sensitivity to
variations in channel physical characteristics A static random access memory (SRAM) device and a method of manufacturing the same. In one embodiment, the SRAM device includes: (1) a first bias voltage contact... |
| US-6,925,009 |
Semiconductor memory A semiconductor memory including a memory cell unit, the memory cell unit comprising: a plurality of memory cells in which each conductance between current... |
| US-6,925,008 |
Non-volatile semiconductor memory device with a memory unit including not
more than two memory cell transistors A semiconductor integrated circuit device includes a semiconductor substrate, an element isolation region, a first interconnection, a second interconnection, and... |
| US-6,925,007 |
Multi-state non-volatile integrated circuit memory systems that employ
dielectric storage elements Non-volatile memory cells store a level of charge corresponding to the data being stored in a dielectric material storage element that is sandwiched between a... |
| US-6,925,006 |
Semiconductor device A semiconductor device, such as a memory device or radiation detector, is disclosed, in which data storage cells are formed on a substrate. Each of the data... |
| US-6,925,005 |
AC sensing method memory circuit The present invention is a memory circuit, comprises: a memory cell array including a plurality of bit lines, a plurality of word lines, and a plurality of... |
| US-6,925,004 |
Semiconductor memory device for storing multivalued data In the operation of writing the second page, the control circuit precharges the bit line in verifying data "2" in the memory cell when the DDC has data "1" in it... |
| US-6,925,003 |
Magnetic memory cell structure The invention includes a magnetic memory cell. The magnetic memory cell includes a reference layer having a preset magnetization. A barrier layer is formed... |
| US-6,925,002 |
Semiconductor memory having mutually crossing word and bit lines, at which
magnetoresistive memory cells are... In the memory cell array of a semiconductor memory the memory elements or memory cells with a magnetoresistive effect can have a hard-magnetic memory layer and a... |
| US-6,925,001 |
Electrically programmable resistance cross point memory sensing method A method of reading a selected resistive memory bit having its output connected to a bitline, which is connected to a plurality of unselected electrically... |
| US-6,925,000 |
Method and apparatus for a high density magnetic random access memory
(MRAM) with stackable architecture The invention comprises a magnetic random access memory (MRAM) with stackable architecture. A first word line is configured to carry electric current. A first... |
| US-6,924,999 |
Ferroelectric memory Memory cells each include a latch having storage nodes of data, and ferroelectric capacitors connected to the storage nodes at one ends, respectively, and to a... |
| US-6,924,998 |
FeRAM using programmable register A nonvolatile ferroelectric memory device includes a cell array having a multi-bitline structure for converting a sensing voltage of a sub bitline into current... |
Copyright 2008−2012 Patents.com
