Searching:
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-7,055,125 |
Depopulated programmable logic array A programmable logic array (PLA) in accordance with the invention achieves a maximum amount of depopulation of programmable connections while still implementing... |
| US-7,055,124 |
System and method for evaluating signal deviations in a package design A method is provided for evaluating signal deviations in an electronic design (e.g., a package design), including the steps of: formulating one or more signal... |
| US-7,055,123 |
High-performance interconnect arrangement for an array of discrete
functional modules An interconnect arrangement for an array of N discrete functional modules, including a data bus between the modules formed of N sets of connections where each... |
| US-7,055,122 |
Method for automatically connecting top side conductors with bottom side
conductors of an integrated circuit... A method for logically connecting at least one of a plurality of top side conductors of an integrated circuit package with at least one of a plurality of bottom... |
| US-7,055,121 |
Method, system, and computer program product for designing an integrated
circuit using substitution of standard... A method, system, and computer program product for designing an integrated circuit. In one example, a standard library is provided having a plurality of standard... |
| US-7,055,120 |
Method and apparatus for placing circuit modules Some embodiments of the invention are placers that use diagonal lines in calculating the costs of potential placement configurations. For instance, some... |
| US-7,055,119 |
Customized mesh plane, method and computer program product for creating
customized mesh planes within... A method, apparatus, and computer program product are provided for creating customized mesh planes in electronic packages. Electronic package physical design... |
| US-7,055,118 |
Scan chain verification using symbolic simulation A method and apparatus for improved formal scan chain equivalence checking to verify the operation of components in a VLSI integrated circuit is described in... |
| US-7,055,117 |
System and method for debugging system-on-chips using single or n-cycle
stepping Large, complex SoCs comprise interconnections of various functional blocks, which blocks frequently running on different clock domains. By effectively... |
| US-7,055,116 |
Assertion-based transaction recording An assertion based transaction recording method is used to represent a signal-level transaction having a prefix and a suffix as an abstract transaction. The... |
| US-7,055,115 |
Line width check in layout database A method of performing a design rule check on an integrated circuit includes tagging at least one line in a schematic with a width marker and an associated width... |
| US-7,055,114 |
Systems and processes for asymmetrically shrinking a VLSI layout Processes, software and systems asymmetrically shrink a layout for a VLSI circuit design. A first VLSI circuit design layout, defined by a first fabrication... |
| US-7,055,113 |
Simplified process to design integrated circuits A set of tools is provided herein that produces useful, proven, and correct integrated semiconductor chips. Having as input either a customer's requirements for... |
| US-7,055,112 |
Method for automatically defining a part model for semiconductor
components The present invention provides a method for automatically defining a part model for a semiconductor component. An image of the component is provided. The... |
| US-7,055,111 |
Opportunistic data transfer from a personal digital apparatus The opportunistic data download method determines a preferred download time to download the accumulated data from a personal digital apparatus, such as a... |
| US-7,055,110 |
Common on-screen zone for menu activation and stroke input A common on-screen zone provides two or more methods of activating a command. The user can perform a first action, such as a stroke or gesture within the zone to... |
| US-7,055,109 |
System and method for business process space definition A method and system for representing business processes such as in a workflow model. Each of a plurality of processes is defined as a 3-tuple including a noun, a... |
| US-7,055,108 |
Directional focus manager A method for navigating a web page with directional keys is provided where the page is scanned for a next closest element along a predetermined search path in... |
| US-7,055,107 |
Method and system for automated selection of optimal communication network
equipment model, position, and... A method for engineering management and planning for the design of a communications network in three dimensions (3-D) combines computerized organization,... |
| US-7,055,106 |
File management method A file management method prohibits a thumbnail image of an arbitrary file. The method displays files as thumbnail images on a display each of which show contents... |
| US-7,055,105 |
Drop-enabled tabbed dialogs The mouse cursor is moved over the register of a register dialog once a drop-and-drag action has been initiated, then the register under the mouse cursor is... |
| US-7,055,104 |
System and method for focused navigation using filters A sequence of cards representing filters is displayed along a first axis of a user interface with a single card being displayed in a focus area. The card in the... |
| US-7,055,103 |
Method of matchmaking service An improved method for matchmaking of a searcher and prospective candidates, including providing an image of each candidate, analyzing the image to define... |
| US-7,055,102 |
Turbo decoder using parallel processing A method of decoding using a log posterior probability ratio L(u.sub.k), which is a function of forward variable .alpha. (.) and backward variable .beta. (.).... |
| US-7,055,101 |
Thematic response to a computer user's context, such as by a wearable
personal computer Techniques are disclosed for creating, modifying, categorizing, modeling, distributing, purchasing, selling, and otherwise using themes and theme-related... |
| US-7,055,100 |
Editing system, editing method, clip management apparatus, and clip
management method An editing system for producing a resultant clip from a plurality of clips. Information indicating relations between the clips is stored and managed in a... |
| US-7,055,099 |
Character input apparatus and storage medium in which character input
program is stored An operation such as changing the coordinates of a specified position is performed on a two-dimensional display screen 103 of a display unit 5 by using an input... |
| US-7,055,098 |
Dynamic display of data item evaluation A graphical user interface (GUI) is provided for use in conjunction with attribute evaluation utilizing computation rules and a combining policy. The graphical... |
| US-7,055,097 |
Displaying a large amount of information in a browser window A method for facilitating display of content in a browser window includes receiving a user request for content, determining that the requested content cannot be... |
| US-7,055,096 |
Data integrate system and data integrate method There is disclosed a translation apparatus 1 which obtains a plurality of data/information concerning a manufacturing managed by mutually different formats in a... |
| US-7,055,095 |
Systems and methods for digital document processing Systems that employs an adaptable front end for determining a file-type to associate with the output from a source application and for processing the output, as... |
| US-7,055,094 |
Virtual tags and the process of virtual tagging utilizing user feedback in
transformation rules The present invention relates to a method and system for transformation of an electronic document through learning transformation rules during training from the... |
| US-7,055,093 |
Generating automata for validating XML documents, and validating XML
documents Provides method and systems to simplify processing and improve processing speed for validation of an XML document. In an example embodiment, a non-deterministic... |
| US-7,055,092 |
Directory for multi-page SVG document An XML-based document which includes text for plural pages also includes directory information which stores location pointers for each of the plural pages.... |
| US-7,055,091 |
System and method for establishing relationships between hypertext
reference and electronic mail program... For use with an electronic mail (e-mail) program, a system for, and method of, establishing relationships between hypertext references contained in e-mail... |
| US-7,055,090 |
Coding apparatus, coding method, decoding apparatus, and decoding method In a coding apparatus and a decoding apparatus, the performance of codes is improved by optimizing a degree sequence and a quantization step size. The coding... |
| US-7,055,089 |
Decoder and decoding method A decoding system and method for providing relatively high likelihood of obtaining at least two paths of getting to each decoding state from at least three... |
| US-7,055,088 |
Interleaved generalized convolutional encoder Several embodiments of an interleaved generalized convolutional encoder system and method are provided for communicating data over a transmission path in order... |
| US-7,055,087 |
Memory device for use in high-speed block pipelined Reed-Solomon decoder,
method of accessing the memory... A random access memory (RAM) device for use in a high-speed pipelined Reed-Solomon decoder, a method of accessing the memory device, and a Reed-Solomon decoder... |
| US-7,055,086 |
Method and apparatus for protecting parts of a packet in a wireless
network Disclosed herein are a method, an apparatus, and a carrier medium including one or more computer readable code segments to instruct one or more processors of a... |
| US-7,055,085 |
System and method for protecting header information using dedicated CRC Systems and methods that protect heading information using a dedicated cyclic redundancy check (CRC) are provided. In one embodiment, a method that transmits a... |
| US-7,055,084 |
Method and system for regulating the decision threshold and the sampling
clock phase of a data regenerator for... A method and system for regulating the decision threshold and the sampling clock phase of a data regenerator for a binary signal, wherein error correction... |
| US-7,055,083 |
Method and apparatus for allocating CRC codes in a flash ROM A method and apparatus for allocating CRC (Cyclic Redundancy Check) codes in a flash ROM (Read-Only Memory). The apparatus includes a flash ROM and a... |
| US-7,055,082 |
Information recording and reproducing apparatus Errors in a first data signal of a first error correction code system in a reproduced signal are corrected to get first correction-resultant data. Errors in a... |
| US-7,055,081 |
System and method for multi-channel decoding error correction In a magnetic recording device, a system and method for correcting errors in decoding a read data input signal. The system and method include multiple decoding... |
| US-7,055,080 |
High code rate block coding/decoding method and apparatus A block coding algorithm uses an original block group having n+1 original blocks of m-bit message, which a first original block of m-bit message is encoded as a... |
| US-7,055,079 |
Liquid crystal display driving circuit, verifying apparatus and error
tolerance method thereof A liquid crystal display driving circuit, verifying apparatus and error tolerance method is disclosed. The liquid crystal display driving circuit has a plurality... |
| US-7,055,078 |
Microprocessor with trace module A processor-based device includes a processor, a trace module, a plurality of data input/output pins, and an input/output interface circuit. The input/output... |
| US-7,055,077 |
Systems and methods for circuit testing Systems and methods for improved performance of built-in-self-tests (BISTs) in integrated circuits, where variability is introduced into the self tests to... |
| US-7,055,076 |
Output data compression scheme using tri-state A memory device uses data compression to read data from an array of the memory during testing. The compressed data is either a logic one, logic zero or... |
Copyright 2008−2012 Patents.com
