Searching:
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-7,203,112 |
Multiple stage method and system for sensing outputs from memory cells A method or circuit is disclosed for sensing an output of a predetermined memory cell having a high resistance state or a low resistance state. A predefined... |
| US-7,203,111 |
Method and apparatus for driver circuit in a MEMS device An embodiment includes a first semiconductor element coupled between a precharge signal and a node, the first semiconductor element to allow current to flow from... |
| US-7,203,110 |
Precharge circuit and method employing inactive weak precharging and
equalizing scheme and memory device... Disclosed are a precharge circuit employing an inactive weak precharging and equalizing scheme, a memory device including the same and a precharging method. The... |
| US-7,203,109 |
Device and method for detecting corruption of digital hardware
configuration A device for verifying hardware in a circuit arrangement that includes one or more configuration elements (106) operable to configure hardware elements (108)... |
| US-7,203,108 |
Reliability test method for a ferroelectric memory device A reliability test method for a ferroelectric memory device having a ferroelectric capacitor evaluates, under acceleration conditions (acceleration temperature... |
| US-7,203,107 |
Device and method for compensating defect in semiconductor memory A device for compensating a semiconductor memory defect, suitable for use in a semiconductor memory, is provided. The device includes a memory array, having at... |
| US-7,203,106 |
Integrated semiconductor memory with redundant memory cells An integrated semiconductor memory has regular row and column lines, which can be replaced with redundant row and column lines in the event of a fault. Following... |
| US-7,203,105 |
Semiconductor memory device, controller, and read/write control method
thereof A controller 102 and four flash memories F0 to F3 are connected by twos to two memory buses, and each flash memory is divided into two regions of substantially... |
| US-7,203,104 |
Voltage detection circuit control device, memory control device with the
same, and memory card with the same A voltage detection circuit control device includes a first voltage detection circuit which detects a first voltage, a second voltage detection circuit which... |
| US-7,203,103 |
Ferroelectric memory device and electronic apparatus A ferroelectric memory device equipped with: a voltage source for generating a predetermined voltage; a first ferroelectric capacitor having one end electrically... |
| US-7,203,102 |
Semiconductor memory having tri-state driver device A semiconductor memory having at least one memory cell adapted to store a data value, and adapted to be connected to a data line through a switch device... |
| US-7,203,101 |
Semiconductor memory device and defect remedying method thereof A semiconductor memory device formed on a semiconductor chip comprises a plurality of first memory arrays, a plurality of second memory arrays, a first voltage... |
| US-7,203,100 |
Efficient implementation of a read scheme for multi-threaded register file A multi-threaded memory system including a plurality of entries, each one of the plurality of entries including a plurality of threads, each one of the plurality... |
| US-7,203,099 |
Semiconductor memory device for low power condition A semiconductor memory device for reading or writing data from or to a memory cell includes at least one cell array having a plurality of memory cells for... |
| US-7,203,098 |
Methods of erasing flash memory Methods for erasing flash memory using a decrease in magnitude of a source voltage of a first polarity to increase the magnitude of a control gate voltage of a... |
| US-7,203,097 |
Method of operating a semiconductor device and the semiconductor device A speed circuit path includes inverter chains that are controllable to operate in a slower, low sub-threshold leakage current mode or a faster, higher... |
| US-7,203,096 |
Method and apparatus for sensing a state of a memory cell A cell arrangement comprising a memory cell arranged in parallel to a first capacitor is charged to a first voltage potential. A second capacitor is charged to a... |
| US-7,203,095 |
Method for determining programming voltage of nonvolatile memory A method for determining programming voltage of a nonvolatile memory in which any variation in the threshold voltage at the memory cell after programming by hot... |
| US-7,203,093 |
Method and apparatus for reading NAND flash memory array The method for reading/verifying a NAND flash memory device alternates the select gate biasing in response to the position of the cell to be read. If the cell is... |
| US-7,203,092 |
Flash memory array using adjacent bit line as source A memory array having a plurality of flash memory cells arranged in rows and columns. A plurality of bit lines couple the columns such that alternate bit lines... |
| US-7,203,091 |
Semiconductor integrated circuit device and non-volatile memory system
using the same A semiconductor integrated circuit device includes a non-volatile memory having a pseudo pass function of returning a pass as a status even if a bit error... |
| US-7,203,090 |
High output nonvolatile magnetic memory A magnetic memory is provided with a high-output memory cell capable of switching and magnetization reversal operations by means of two terminals. There is... |
| US-7,203,089 |
Systems and methods for a magnetic memory device that includes two word
line transistors An MRAM cell comprises a magnetic metal layer and a magnetic sensing device in close proximity to the magnetic metal layer. One end of the magnetic metal layer... |
| US-7,203,088 |
Magnetoresistive random access memory and driving method thereof The number of read errors can be reduced, and a large read signal can be produced. A method of driving a magnetoresistive random access memory including memory... |
| US-7,203,087 |
Fast reading, low consumption memory device and reading method thereof A memory device having a reading configuration and including a plurality of memory cells, arranged in rows and columns, memory cells arranged on the same column... |
| US-7,203,086 |
Data reading method, data writing method, and semiconductor memory device In a data reading method, a first reading pulse is applied to a memory cell to generate a first signal corresponding to data stored in the memory cell, reference... |
| US-7,203,085 |
Semiconductor integrated circuit First and second internal power source lines supply first and second voltages to an internal circuit, respectively. A first line 31 and a second line 32 are... |
| US-7,203,084 |
Three-dimensional memory device with ECC circuitry The preferred embodiments described herein provide a memory device and methods for use therewith. In one preferred embodiment, a method is presented for using a... |
| US-7,203,083 |
Longest match detection in a CAM An apparatus and method for a CAM priority match detection circuit that identifies one or more CAM words from a group of CAM words having a "longest match" that... |
| US-7,203,082 |
Race condition improvements in dual match line architectures Dual match line circuits having race condition improvements. A dual match line circuit may include precharge logic configured to precharge each of a hit match... |
| US-7,203,081 |
Semiconductor memory device There is provided a control circuit (409) for fetching a result of a comparison of a part of bits of entry data with a corresponding bit of comparison data and... |
| US-7,203,080 |
DC converter A DC converter has a main switch connected in series to a primary winding of a transformer, and a series circuit of a capacitor and an auxiliary switch that is... |
| US-7,203,079 |
Switching controller having frequency hopping for power supplies A switching controller having frequency hopping is used for reducing the EMI of a power supply. A pattern generator generates a digital pattern code in response... |
| US-7,203,078 |
Dual mode rectifier, system and method A system for generating an output power to a load is provided. The system comprises a generator configured for generating a variable frequency output power and a... |
| US-7,203,077 |
Resonant charge power supply topology for high pulse rate pulsed power
systems A system for charging a capacitor with relatively high energy pulses at a relatively high pulse repetition rate includes a voltage transformer. A resonant... |
| US-7,203,076 |
Retention device used in a circuit card of a computer A retention device used in a circuit card of a computer is composed of a fixing board, an upper board surface of which is provided with a positioning hole having... |
| US-7,203,075 |
Screen mask A film carrier tape for mounting electronic parts comprises an insulating film, a wiring pattern formed on a surface of the insulating film, and a solder resist... |
| US-7,203,074 |
Electronic circuit building block Electronic Circuit Building Blocks are mechanically connected to each other to form larger circuit boards using a mechanical bridge connector. The Electronic... |
| US-7,203,073 |
Circuit-constituting member and circuit unit A group of bus bars, forming a power circuit, are adhesively bonded to a surface of a control circuit board. Surface-mounting type relay switches are used as a... |
| US-7,203,072 |
Heat dissipating structure and semiconductor package with the same A heat dissipating structure and a semiconductor package with the same are proposed. A substrate is used to accommodate at least one chip thereon, and the chip... |
| US-7,203,071 |
Component mounting circuit board with resin-molded section covering
circuit pattern and inner components A component mounting circuit board includes a circuit pattern including a plurality of electrically conductive plates, an inner electrical component electrically... |
| US-7,203,070 |
Sealed electronic input/output module An electronic module includes an insulative housing and at least one circuit board contained within the housing. A plurality of connectors are coupled to the... |
| US-7,203,069 |
Computer card A PC card can reduces possibility of the lid being detached from the extended portion even when twisting stress, bending stress, etc. is applied against the PC... |
| US-7,203,068 |
Electronic apparatus An electronic apparatus according to the present invention includes two modules which decode high frequency analog signals. Furthermore, each of the modules is... |
| US-7,203,067 |
Apparatus for securing a modular component in a chassis An apparatus for securing a modular component comprises a jointed cam arm including a first portion and a second portion pivotally connected to the first... |
| US-7,203,066 |
Heat sink assembly incorporating spring clip A heat sink assembly includes a heat sink (20) and a pair of clips (10) attached on opposite sides of the heat sink for securing the heat sink to an electronic... |
| US-7,203,065 |
Heatsink assembly A heatsink assembly is disclosed that includes a holder slidably engaging a circuit board component to be cooled and a heatsink secured to the heatsink holder. A... |
| US-7,203,064 |
Heat exchanger with cooling channels having varying geometry A device may include an integrated circuit chip and channels to carry a coolant. The channels may be proximate to an upper surface of the integrated circuit... |
| US-7,203,063 |
Small form factor liquid loop cooling system An enclosure forms a plurality of tiers vertically stacked in a longitudinal dimension. Each tier is a 1U modular computer system having a computer chassis... |
| US-7,203,062 |
Electronic apparatus with air cooling unit An electronic apparatus comprises a display that is used both in a horizontal direction and a vertical direction, and a housing connected to the display. The... |
Copyright 2008−2012 Patents.com
