Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching:





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-1,006,1629 Compact binary event log generation
Logging includes: obtaining an event designating message (EDM) comprising: a set of keys, or a type of designation corresponding to the set of keys, or both;...
US-1,006,1628 System and method for data access and replication in a distributed environment utilizing data derived from data...
Embodiments of distributed storage systems are disclosed herein. Certain embodiments maintain statistics associated with storage locations within the...
US-1,006,1627 System and method for supporting waiting thread notification offloading in a distributed data grid
A system and method for waiting-thread notification offloading supports thread notification offloading in a multi-threaded messaging system such as a...
US-1,006,1626 Application framework providing a registry for mapping names to component instances
The disclosed embodiments relate to a system that facilitates developing applications in a component-based software development environment. This system...
US-1,006,1625 Navigation application programming interface to accommodate multiple waypoint routing
Navigation application programming interfaces that can be used to embed navigation services in software applications are provided. In one embodiment, the...
US-1,006,1624 Parallel computing system, job management device, and job management method
A parallel-computing system includes: computation nodes connected in a mesh or torus connection and configured to perform parallel-computation; and a job...
US-1,006,1623 Execution of an instruction for performing a configuration virtual topology change
In a logically partitioned host computer system comprising host processors (host CPUs) partitioned into a plurality of guest processors (guest CPUs) of a guest...
US-1,006,1622 Updating memory topology information for virtual machines
Systems and methods for providing dynamic topology information to virtual machines hosted by a multi-processor computer system supporting non-uniform memory...
US-1,006,1621 Managing resources in a configurable computing environment
In one example, a system can receive configuration data indicating how resources can be combined, identify availability data indicating the total number of...
US-1,006,1620 System and method for clustering of mobile devices and applications
Systems and methods are disclosed to configure mobile devices to work in a mobile cluster and to collaboratively leverage applications resident on the cluster...
US-1,006,1619 Thread pool management
Aspects of the disclosure provide for mechanisms for dynamically managing thread pools in a computer system. A method of the disclosure includes receiving a...
US-1,006,1618 Scheduling heterogenous computation on multithreaded processors
Aspects include computation systems that can identify computation instances that are not capable of being reentrant, or are not reentrant capable on a target...
US-1,006,1617 Smart memory analog DRAM
A system of processing a task based on information of frequently used algorithms learned through a memory unit includes a first memory, a second memory, a...
US-1,006,1616 Host memory locking in virtualized systems with memory overcommit
A system and method for handling requests by virtual machines (VMs) to lock portions of main memory are disclosed. In accordance with one embodiment, a host...
US-1,006,1615 Application load adaptive multi-stage parallel data processing architecture
Systems and methods provide an extensible, multi-stage, realtime application program processing load adaptive, manycore data processing architecture shared...
US-1,006,1614 Resource management for untrusted programs
Embodiments include method, systems and computer program products for resource management of untrusted programs. In some embodiments, a first request to process...
US-1,006,1613 Idempotent task execution in on-demand network code execution systems
Systems and methods are described for handling requests to execute idempotent code in an on-demand code execution system or other distributed code execution...
US-1,006,1612 Job scheduler for remote maintenance of servers and workstations
A method, system and program product for remote scheduling of at least one job to run on a plurality of computers in a computer network. The job scheduler...
US-1,006,1611 Virtual machine migration within a hybrid cloud system
An example method of migrating a virtualized computing instance between source and destination virtualized computing systems includes executing a first...
US-1,006,1610 CPU scheduler configured to support latency sensitive virtual machines
A host computer has one or more physical central processing units (CPUs) that support the execution of a plurality of containers, where the containers each...
US-1,006,1609 Method and system using exceptions for code specialization in a computer architecture that supports transactions
A method and system uses exceptions for code specialization in a system that supports transactions. The method and system includes inserting one or more...
US-1,006,1608 Transactional messaging support in connected messaging networks
A method and system are provided for transactional messaging support in connected messaging networks. A first messaging network is provided which does not...
US-1,006,1607 System and method for providing single group multiple branches based on instance awareness
A system and method can provide high throughput transactions in a transactional system. A system and method can, via a transaction manager, obtain information...
US-1,006,1606 Systems and methods of secure domain isolation involving separation kernel features
Systems and methods are disclosed for providing secure information processing. In one exemplary implementation, there is provided a method of secure domain...
US-1,006,1605 Extending server-based desktop virtual machine architecture to client machines
A server-based desktop-virtual machines architecture may be extended to a client machine. In one embodiment, a user desktop is remotely accessed from a client...
US-1,006,1604 Program execution recording and playback
A computer system receives a first instruction identifier identifying a first instruction being executed by a first thread associated with a first virtual...
US-1,006,1603 Method and apparatus for dynamic routing of user contexts
In one example, a method and apparatus for dynamic routing of user contexts are disclosed. In one example, a method for supporting a context associated with a...
US-1,006,1602 System and method for providing a virtual assembly builder for use with a cloud computing environment
A system and method for providing a virtual assembly builder for use with a cloud computing environment. In accordance with an embodiment, the system can...
US-1,006,1601 Component navigation in an extensible application
In one embodiment, a method receives configuration information for a set of components of an extensible application. A component in the set of components...
US-1,006,1600 Ascertaining configuration of a virtual adapter in a computing environment
A control component of a computing environment activates a virtual adapter hosted on a physical adapter of a host system of the computing environment. The...
US-1,006,1599 Bus enumeration acceleration
Firmware determines during a boot of a computer, if a bus enumeration is needed or if the computer can be booted quicker by skipping a bus enumeration. The...
US-1,006,1598 Generation of usage tips
One or more processors monitor usage of an application on a first computing device. The one or more processors determine whether the usage of a feature of the...
US-1,006,1597 Computing device with first and second operating systems
In one example in accordance with the present disclosure, a computing device utilizes a basic input/output system (BIOS) to program a chipset to generate an...
US-1,006,1596 Systems and methods for loading firmware modules
In accordance with embodiments of the present disclosure, a method may include during boot of the information handling system, in response to one of a system...
US-1,006,1595 Fast computer startup
Fast computer startup is provided by, upon receipt of a shutdown command, recording state information representing a target state. In this target state, the...
US-1,006,1594 Protecting and verifying contents of files on mobile computing devices
A method is provided for operating a computing device, the method including verifying the contents of a protected portion of a nonvolatile memory included in...
US-1,006,1593 Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions
An apparatus of an aspect includes a plurality of cores and shared core extension logic coupled with each of the plurality of cores. The shared core extension...
US-1,006,1592 Architecture and execution for efficient mixed precision computations in single instruction multiple...
A method for improving power, performance, area (PPA) for mixed precision computations in a processing environment. The method includes determining a braiding...
US-1,006,1591 Redundancy elimination in single instruction multiple data/thread (SIMD/T) execution processing
A method for reducing execution of redundant threads in a processing environment. The method includes detecting threads that include redundant work among many...
US-1,006,1590 Generating and executing a control flow
The present disclosure provide apparatuses and methods related to generating and executing a control flow. An example apparatus can include a first device...
US-1,006,1589 Systems, apparatuses, and methods for data speculation execution
Systems, methods, and apparatuses for data speculation execution (DSX) are described. In some embodiments, a hardware apparatus for DSX comprises decoder...
US-1,006,1588 Tracking operand liveness information in a computer system and performing function based on the liveness...
Operand liveness state information is maintained during context switches for current architected operands of executing programs. The current operand state...
US-1,006,1587 Instruction and logic for bulk register reclamation
A processor includes a front end, a decoder, an allocator, and a retirement unit. The decoder includes logic to identify an end-of-live-range (EOLR) indicator....
US-1,006,1586 Latent modification instruction for transactional execution
An instruction stream includes a transactional code region. The transactional code region includes a latent modification instruction (LMI), a next sequential...
US-1,006,1585 Instruction for performing a pseudorandom number generate operation
A machine instruction is provided that includes an opcode field to provide an opcode, the opcode to identify a perform pseudorandom number operation, and a...
US-1,006,1584 Store nullification in the target field
Apparatus and methods are disclosed for nullifying memory store instructions identified in a target field of a nullification instruction. In some examples of...
US-1,006,1583 Systems, apparatuses, and methods for data speculation execution
Systems, methods, and apparatuses for data speculation execution (DSX) are described. In some embodiments, a hardware apparatus for performing DSX comprises a...
US-1,006,1582 Method for increasing the speed of speculative execution
A method for increasing the speed of execution by a processor including the steps of selecting a sequence of instructions to optimize, optimizing the sequence...
US-1,006,1581 On-the-fly conversion during load/store operations in a vector processor
Systems and methods for performing on-the-fly format conversion on data vectors during load/store operations are described herein. In one embodiment, a method...
US-1,006,1580 Implementing a received add program counter immediate shift (ADDPCIS) instruction using a micro-coded or...
A computer program product for implementing a received add program counter immediate shift (ADDPCIS) instruction using a micro-coded or cracked sequence is...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.